[Internship] Configuration Network on Chip

Stage
Maisons-Laffitte
Salaire : Non spécifié
Télétravail non autorisé
Postuler

SiPearl
SiPearl

Cette offre vous tente ?

Postuler
Questions et réponses sur l'offre

Le poste

Descriptif du poste

bandeau FT120 (002).jpg

❓ About SiPearl…

Founded in 2019 with the support of the European Union 🇪🇺, SiPearl embodies Europe’s dream of mastering the technological heart of its supercomputers: the microprocessor.

SiPearl is building Rhea, the high-performance, low-power European microprocessor dedicated to supercomputing and AI inference.

This new generation of microprocessors will first target EuroHPC Joint Undertaking ecosystem, which is deploying world-class supercomputing infrastructures in Europe for solving major challenges in medical research, artificial intelligence, security, energy management and climate with a reduced carbon footprint.

SiPearl is working in close collaboration with its 30 partners from the European Processor Initiative (EPI) consortium - leading names from the scientific community, supercomputing centers and industry - which are its stakeholders, future clients and end-users.

SiPearl employs more than 190 people in:

  • France (Maisons-Laffitte, Grenoble, Massy, Sophia Antipolis),
  • Germany (Duisburg)
  • Spain (Barcelona)
  • and Italy (Bologna)

SiPearl is part of French Tech Next 120 programme 2024 class.


💻 About the Internship

In this role, you will work closely with Louis Duret-Robert, our Digital System Engineer.

The purpose of the internship is to continue the development of a network on chip dedicated to IP/subsystem configuration and status by adding enhancements and connectivity improvements . During this internship, you will have to define requirements, the development plan, develop functional modules, regression tests and write documentation. You will alos have the opportunity to perform logical synthesis and early physical implementation.


🔍 What would make you succeed in this role

  • A good understanding of modern CPU architecture
  • Good learning capacity
  • Good writing skills
  • Familiar with Verilog, SystemVerilog, VHDL
  • Familiar with RTL simulation and waveform debug
  • Familiar with C language
  • Fluency in English is a prerequisite for success in this role, as effective communication in English is essential for collaboration and ensuring the seamless execution of responsibilities.

Dear candidate, even if you consider you do not fulfill all the qualifications mentioned above, please still apply and share with us why you believe you would be a good fit.


    Recruitment process

    ✔️Discovery interview with our Talent Acquisition Partner (30 min)

    ✔️ AssessFirst personality test - no need to worry, there is no wrong or right answer; our goal is to see beyond your resume (45’)

    ✔️ 1 Technical interview (1h)



    💡 Benefits and conditions :

    • Contract: Internship agreement (End of Studies) 
    • Benefits:  Meal vouchers (60% covered by SiPearl); 3 days paid leave days during your Internship 🌴
    • Work model: On-Site 
    • Duration: from 4 to 6 months 
    • 📍 Office: This role is open for Maisons-Laffitte
    • Awesome activities such as: Hackathons, Training Challenges, Quarterly Kick-off sessions, team events, Company events and much more

    Are you curious to learn more about us?

    At SiPearl, we are dedicated to building a diverse and inclusive workplace that thrives on the strength of varied perspectives and backgrounds. We recruit talent based on merit, experience, and alignment with our company’s goals and values.

    Envie d’en savoir plus ?

    D’autres offres vous correspondent !

    Ces entreprises recrutent aussi au poste de “Ingénierie et administration des réseaux”.

    Postuler